Hall Ticket Number:

Code No. : 13206 O

## VASAVI COLLEGE OF ENGINEERING (Autonomous), HYDERABAD B.E. (CSE) II Year I-Semester Backlog Examinations, December-2017

## Logic & Switching Theory

Max. Marks: 70

Time: 3 hours Note: Answer ALL questions in Part-A and any FIVE from Part-B

## Part-A $(10 \times 2 = 20 \text{ Marks})$

- 1. Convert the Decimal number 53.125 to Binary and Hexa decimal number systems.
- 2. Find the compliment of the following expression (x'+y+z')(x+y')(x+z).
- 3. Why are NAND and NOR gates called "Universal gates"?
- 4. What are the advantages of tabulation method over Karnaugh map method of simplifying logic functions?
- 5. Draw the truth table for a Priority Encoder.
- 6. Implement a half adder circuit using minimum number of NAND gates.
- 7. Differentiate a Moore model from a Mealy model?
- 8. Write the Characteristic tables of JK & T Flip flops.
- 9. Differentiate between different types of counters.
- 10. Draw the circuit diagram of a 4 bit serial shift register.

## Part-B $(5 \times 10 = 50 \text{ Marks})$

	vn any six theorems or postulates of Boolean Algebra. Prove Demorgan's using truth table.	[6]
/ *	the following function as a sum of minterms and as a product of maxterms: C,D)=B'D+A'D+BD	[4]
/ *	the steps of converting two level and multilevel circuit diagrams consisting of c gates to circuits consisting of only NAND gates.	[4]
with NA	w the following function using Tabular method and draw the logic circuit diagram aND gates. $(C, D) = \Sigma(1, 2, 3, 5, 7, 9, 10, 11, 13, 15)$	[6]
13. a) Design	a 4-input priority Encoder with a minimum number of gates.	[5]
	ent the Boolean function $F(A,B,C,D) = \sum (1,3,4,11,12,13,14,15)$ with a 8 to nultiplexer and external gates.	[5]
· •	the behaviour of an SR latch using circuit diagram and truth table. How can a ter slave flip flop be designed from SR latches?	[6]
flip flop J <sub>A</sub> =Bx- J <sub>B</sub> =A'x Z=Ax'	ential circuit has two JK flipflops A and B, two inputs x and y and output z. The o input equations and circuit output equations are given as follows: +B'y' K <sub>A</sub> =B'xy' K <sub>B</sub> =A+xy' y'+Bx'y' he logic circuit diagram of the circuit	[4]

15. a) Explain the working of a 4 bit register having parallel load capability with the help of a circuit diagram.	[6]
<ul> <li>b) Design a Synchronous sequential counter that follows the state sequence.</li> <li>0, 1, 3, 6, 7, 5, 4, 2 using JK Flip flops.</li> </ul>	[4]
16. a) What is the underlying principle of minimization of Boolean functions using a Karnaugh Map? Explain the method of using Karnaugh maps to minimize Boolean functions.	[5]
b) Simplify the following function using k-map method and draw the circuit diagram. $F(a.b,c,d) = \sum m(0,1,2,4,5,8,10,11,14)$	[5]
17. Answer any <i>two</i> of the following:	
a) Design a full adder using a decoder.	[5]
b) Explain the design procedure of sequential circuits.	[5]
c) Design a BCD counter.	[5]
ශ්ශතාහා	
terrary and present permit and the set if the least of the set of	
I have have down any all throught on programming the line of the second se	